Open Access Open Access  Restricted Access Subscription Access

Design of Secure Digital Circuits for Cryptographic Applications

Vinayak Bhardwaj, K. B. RAMESH

Abstract


The increasing reliance on digital systems for secure communication and data protection has made cryptographic applications a critical area of research. While software-based security measures are well-established, the hardware implementing cryptographic algorithms remains vulnerable to sophisticated attacks, such as side-channel analysis, hardware trojans, and fault injection attacks. This paper presents a comprehensive approach to designing secure digital circuits specifically tailored for cryptographic applications. The proposed methodology integrates advanced security techniques at every stage of the circuit design process, from high-level architecture to physical implementation. Key contributions include the development of a novel design flow that emphasizes resistance to side-channel attacks through power analysis mitigation, fault tolerance, and hardware obfuscation. Additionally, we introduce enhancements to existing design strategies that improve the robustness of cryptographic circuits against emerging threats. A case study focusing on the Advanced Encryption Standard (AES) is presented, demonstrating the practical application of the proposed design methodology. The secure circuit is evaluated against various attack vectors, and its performance is compared with existing solutions in terms of security effectiveness, area, power consumption, and timing overhead. The results highlight the efficacy of the proposed approach in enhancing the security of cryptographic hardware, providing valuable insights for future research in secure circuit design.

Full Text:

PDF

References


Gupta, A., & Nath, V. (2022). Performance and Security Enhancement of AES in Embedded Systems Using Reconfigurable Hardware. IEEE Transactions on Computers, 71(1), 145-155. DOI: 10.1109/TC.2021.3065011.

Un, H., Zeng, Q., & Song, F. (2023). Efficient RSA Implementation on Resource-Constrained Devices with Side-Channel Attack Resilience. IEEE Transactions on Circuits and Systems I: Regular Papers, 70(2).

Liu, X., Zhang, X., & Ma, Y. (2023). Lightweight ECC Hardware Implementation with Advanced Side-Channel Resistance for IoT Devices. IEEE Internet of Things Journal, 10(2), 1030-1043.

O’Flynn, C., & Chen, Z. (2021). Power Analysis Attacks: Implementation, Classification and Countermeasures. Springer, Lecture Notes in Electrical Engineering, vol. 750.

De Mulder, E., Picek, S., & Knez, P. (2021). Electromagnetic Side-Channel Attacks: Survey and Future Directions. IEEE Access, 9, 35413-35432.

Breier, J., & Kuneš, A. (2022). Survey of Fault Injection Attack Resistance in Modern Cryptographic Hardware. IEEE Transactions on Emerging Topics in Computing.

Alam, M., Rajendran, J., & Tehranipoor, M. (2020). A Survey on Hardware Trojan Detection Techniques. IEEE Transactions on Design & Test of Computers, 37(4), 18-34.

Zheng, C., Zhao, Y., & Sun, Z. (2021). Detecting Hardware Trojans in Cryptographic Circuits Using Machine Learning Techniques. IEEE Access, 9, 66578-66590.

Groß, H., Popp, T., & Mangard, S. (2022). State-of-the-Art in Hardware Masking for Secure Cryptographic Devices. Springer, Lecture Notes in Computer Science, vol.

Moradi, A., & Schneider, T. (2021). Side-Channel Leakage Models for Cryptographic Circuits: A Review and Perspective. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 29(7), 1285-1300.


Refbacks

  • There are currently no refbacks.